Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED
PROCESSORS

1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918

Sheet: 1 of 11






FIG. 1





FIG. 2


Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED PROCESSORS
1st Named Inventor: Jonathan P. Douglas
Application No.: 10/615,918 Docket N
Sheet: 2 of 11



Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED

**PROCESSORS** 

1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918 Sheet: 3 of 11




Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED

**PROCESSORS** 1st Named Inventor: Jonathan P. Douglas

Application No.: 10/615,918

Sheet: 4 of 11

4/11




Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED

(714) 557-3800

PROCESSORS

1st Named Inventor: Jonathan P. Douglas
Application No.: 10/615,918
Sheet: 5 of 11



(714) 557-3800 Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED

**PROCESSORS** 

1st Named Inventor: Jonathan P. Douglas

 $Stall(\chi) = Valid Instruction in Pipe(\chi) AND Valid Instruction in Pipe(\chi+1) AND Stall(NLP)$ 

Stall for any other PipeStageX

 $Powerdown_{(X)} = NOT Valid Instruction in Pipe_{(X-1)}$ 

Powerdown for any PipeStage X

 $Clock(\chi) = NOT Stall(\chi) AND NOT Powerdown(\chi)$ 

Clear for any PipeStage X

Clock Enable for any PipeStage X

Stall (NLP) = Valid Instruction in Pipe (NLP) AND (ThreadId (NLP) = ThreadId of Stall)

Stall for Next to Last PipeStage (NLP)

Application No.: 10/615,918

Sheet: 6 of 11

Docket No.: 42P7098C

6/11

NOT Clock  $_{(\chi)}$  AND [(ClearThread, $_{[1d0)}$  AND (Thread $_{[4\chi)}$  =  $_{[40)}$ ) OR (ClearThread, $_{[1d1)}$  AND (Thread $_{[4\chi)}$  =  $_{[41)}$ )]  $Clear(\chi) = Clock(\chi)$  AND [(ClearThread(Id0) AND ( $ThreadId(\chi_{-1}) = Id0$ )) OR (ClearThread(Id1) AND ( $ThreadId(\chi_{-1}) = Id1$ ))]

ClearThread (1d0) = There was a Clear on Thread Identification 0

ClearThread (Id1) =There was a Clear on Thread Identification 1

Pipe(X) = Any pipestage in the decode

Pipe(X-1) = Pipestage before Pipe(X)


Pipe(X+1) = Pipestage after Pipe(X)

Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED


**PROCESSORS** 

1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918

Sheet: 7 of 11




Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED (714) 557-3800



Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED

**PROCESSORS** 


1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918 Sheet: 9 of 11



Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED
PROCESSORS

1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918

Sheet: 10 of 11



Blakely, Sokoloff, Taylor & Zafman LLP
Title: PIPELINED INSTRUCTION DECODER FOR MULTI-THREADED
PROCESSORS

1st Named Inventor: Jonathan P. Douglas Application No.: 10/615,918

Docket No.: 42P7098C

Sheet: 11 of 11

11/11

